1.
A Cascaded Bit Coupled Architecture for Turbo Codes for Error Detection and Correction with Puncturing . IJSHRE. 2022;10(4). Accessed October 21, 2026. https://ijournals.in/journal/index.php/ijshre/article/view/104