[1]
“A Cascaded Bit Coupled Architecture for Turbo Codes for Error Detection and Correction with Puncturing ”, IJSHRE, vol. 10, no. 4, Apr. 2022, Accessed: Oct. 20, 2026. Available: https://ijournals.in/journal/index.php/ijshre/article/view/104