1.
A Cascaded Bit Coupled Architecture for Turbo Codes for Error Detection and Correction with Puncturing . IJSHRE [इंटर्नेट]. 30 अप्रैल, 2022 [उल्लेखित 22 अक्टूबर, 2026];10(4). पर उपलब्ध: https://ijournals.in/journal/index.php/ijshre/article/view/104