ijournals International Journal of Software & Hardware Research in Engineering
ISSN No: 2347-4890 Volume 2 Issue 3, March 2014

# Multiprecision Razor Based Dynamic Voltage Scaling Multiplier (32×32 Bit)

R.Anand[1]; R.Sriram[2]; N.Dhivya Priya[3]

## ABSTRACT

*Multiprecision (MP) reconfigurable multiplier that incorporates variable precision, parallel processing (PP), razor-based dynamic voltage scaling (DVS), and dedicated MP operands scheduling to provide optimum performance for a variety of operating conditions. All the building blocks of the proposed reconfigurable multiplier can either work as independent smaller-precision multipliers or work in parallel to perform higher-precision multiplications. Given the user's requirements (e.g., throughput), a dynamic voltage/frequency scaling management unit configures the multiplier to operate at the proper precision and frequency. Adapting to the run-time workload of the targeted application, razor flip-flops together with a dithering voltage unit then configure the multiplier to achieve the lowest power consumption. The single-switch dithering voltage unit and razor flip-flops help to reduce the voltage safety margins and overhead typically associated to DVS to the lowest level. The large silicon area and power overhead typically associated to reconfigurability features are removed.*

## General Terms

Multiplier, flip-flops and Input Operand Scheduler.

## Keywords

**Multiprecision, Razor flip- flop, Voltage Scaling Unit**

## 1. INTRODUCTION

Consumers demand for increasingly portable yet high performance multimedia and communication products imposes stringent constraints on the power consumption of individual internal components Of these, multipliers perform one of the most frequently arithmetic This spurious switching activity can be mitigated by balancing internal paths through combination of architectural and transistor-level optimization techniques . In addition to internal path delays, dynamic power reduction can also be achieved by monitoring the effective dynamic range of the input operands .so as to disable unused sections of the multiplier truncate the output product at the cost of reduced precision. This is possible because, in most sensor applications, the actual inputs do not always occupy the entire magnitude of its word-length.

## 2. EXISTING SYSTEM

Today's full-custom DSPs and application-specific integrated circuits (ASICs) are designed for a fixed maximum word-length so as to accommodate the worst case scenario. Therefore, an 8-bit multiplication computed on a 32-bit Booth multiplier would result in unnecessary switching activity and power loss. Several works investigated this word-length optimization. Each pair of incoming operands is routed to the smallest multiplier that can compute the result to take advantage of the lower energy consumption of the smaller circuit. This ensemble of point systems is reported to consume the least power but this came at the cost of increased chip area given the used ensemble structure. Combining multiprecision (MP) with dynamic voltage scaling (DVS) can provide a dramatic reduction in power consumption by adjusting the supply voltage according to circuit's run-time workload rather than fixing it to cater for the worst case scenario. When adjusting the voltage, the actual performance of the multiplier running under scaled voltage has to be characterized to guarantee a fail-safe operation.

## 3. SYSTEM OVERVIEW AND OPERATION

The proposed MP multiplier system comprises five different modules that are as follows:

1) The MP multiplier;

2) The input operands scheduler (IOS) whose function is to reorder the input data stream into a buffer, hence to reduce the required power supply voltage transitions;

3) The frequency scaling unit implemented using a voltage controlled oscillator (VCO). Its function is to generate the required operating frequency of the multiplier;

4) The voltage scaling unit (VSU) implemented using a voltage dithering technique to limit silicon area overhead. Its function is to dynamically consumption generate the supply voltage so as to minimize power

5) The dynamic voltage/frequency management unit (VFMU) that receives the user requirements (e.g., throughput).




**Fig 1: Overall multiplier system architecture.**




**Fig. 2 Conceptual view of razor flip-flop**

The razor technology is a breakthrough work, which largely eliminates the safety margins by achieving variable tolerance through in-situ timing error detection and correction ability .This approach is based on a razor flip-flop, which detects and corrects delay errors by double sampling. The razor flip-flop operates as a standard positive edge triggered flip-flops coupled with a shadow latch, which samples at the negative edge. Therefore, the input data is given in the duration of the positive clock phase to settle down to its correct state before being by the shadow latch. The minimum allowable supply voltage needs to be set, hence the shadow latch always clocks the correct data even for the worst case conditions. This requirement is usually satisfied given that the shadow latch is clocked later than the main flip-flop.




**Fig 3: Possible configuration modes of proposed MP multiplier**

## 4. PROPOSED SYSTEM

Selected Bit Of Operation Use. Whatever input are given that multiplier bits only operating. Remaining Bits are OFF Condition.

## 5. SIMULATION RESULTS



**Fig 4: 16 Bit Output**



**Fig 5: 8 Bit Output**

## 6. FUTURE WORK

Changing the bits of operation time delay will be occurred. So reduced delay purpose we have to use CARRY SELECT ADDER. And this multiplier bit used on a FIR FILTER.

## 7. CONCLUSION

Proposed a novel MP multiplier architecture featuring, respectively, 28.2% and 15.8% reduction in silicon area and power consumption compared with its 32 × 32 bit conventional fixed-width multiplier counterpart .When integrating this MP multiplier architecture with an error-tolerant razor-based DVS approach and the proposed novel operands scheduler, 77.7%–86.3% total power reduction was achieved with a total silicon area overhead as low as 11.1%.

## 8. REFERENCE

[1] R. Min, M. Bhardwaj, S.-H. Cho, N. Ickes, E. Shih, A. Sinha, A. Wang,and A. Chandrakasan, "Energy-centric enabling technologies for wireless sensor networks," IEEE Wirel. Commun., Aug. 2002.

[2] M. Bhardwaj, R. Min, and A. Chandrakasan, "Quantifying and enhancing power awareness of VLSI systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. Dec. 2001.

[3] A. Wang and A. Chandrakasan, "Energy-aware architectures for a real valued FFT implementation," in Proc. IEEE Int. Symp.Low PowerElectron. Design, Aug. 2003,

[4] T. Kuroda, "Low power CMOS digital design for multimedia processors," In Proc. Int. Conf. VLSI CAD, Oct. 1999,

[5] H. Lee, "A power-aware scalable pipelined booth multiplier," in Proc IEEE Int. SOC Conf., Sep. 2004,

[6] S.-R. Kuang and J.-P. Wang, "Design of power-efficient configurable booth multiplier," IEEE Trans. Circuits Syst. Mar. 2010.

[7] O. A. Pfander, R. Hacker, and H.-J.Pfleiderer, "A multiplexer-based concept for reconfigurable multiplier arrays," in Proc. Int. Conf. FieldProgram. Logic Appl., Sep. 2004,

[8] F. Carbognani, F. Buergin, N. Felber, H. Kaeslin, and W. Fichtner," Transmission gates combined with level-restoring CMOS gates reduce glitches in low-power low-frequency multipliers," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Jul. 2008.